

HITACHI

Hitachi Displays, Ltd.

Date: Oct. 31, 2003

TECHNICAL DATA

TX80D12VC0CAB

CONTENTS

No.	Item	Sheet No.	Page
-	COVER	3284STD - 2179 - 1	1-1/1
-	RECORD OF REVISION	3284STD - 2179 - 1	2-1/1
-	DESCRIPTION	3284STD - 2179 - 1	3-1/1
1	ABSOLUTE MAXIMUM RATINGS	3284STD - 2179 - 1	4-1/1
2	OPTICAL CHARACTERISTICS	3284STD - 2179 - 1	5-1/2 - 2/2
3	ELECTRICAL CHARACTERISTICS	3284STD - 2179 - 1	6-1/1
4	BLOCK DIAGRAM	3284STD - 2179 - 1	7-1/1
5	INTERFACE PIN CONNECTION	3284STD - 2179 - 1	8-1/5 - 5/5
6	INTERFACE TIMING	3284STD - 2179 - 1	9-1/3-3/3
7	DIMENSIONAL OUTLINE	3284STD - 2179 - 1	10-1/2-2/2

Hitachi Displays, Ltd.	Sheet	3284STD - 2179 - 1	Page	1-1/1	l

RECORD OF REVISION

Date	The upper section : Before revision The lower section : After revision		Summary
	Sheet No.	Page	
	Sheet ivo.	1 age	
		→	
		- 	
		+ + -	
		 	
		 	
		- 	
			
		-	
		<u> </u>	
		 	
		 	
		<u> </u>	
		 	

Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	2-1/1

DESCRIPTION The following specifications are applied to the following Super-TFT module. Note: Inverter for back light unit is not built in this module. Product Name: TX80D12VC0CAB **General Specifications**

Sheet

3284STD - 2179 - 1

Oct.31,2003

Hitachi Displays, Ltd.

Date

3-1/1


Page

1. ABSOLUTE MAXIMUM RATINGS									
ITEM	S	YMBOL	Min.	Max	. Unit	1	Note		
Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD	- 2179 - 1	Page	4-1/1		

ITEM	1	SYMBOL	CONDITION	Min.	Тур.	Max.	UNIT	NOTE
Contrast R	Latio	CR		350	500	-	_	2)
Response Time	Rise	ton			15		ms	3), CTL:High
							-	
		l	l ,	l			I	
Hitachi Displays	s, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD	- 2179 - 1	Pa	5-1/2

Note 1) Definition of Vio	ewing Ang	le		

ITEM		SYMBOL	Min.	Typ.	Max.	Unit	Not	te
Power Supply Vol	tage					-		



5. INTERFACE PIN ASSIGNMENT

5. 1 TFT-LCD MODULE

CN1: JAE FI-SEB20P-HF13

(Matching connector : JAE FI-SE20M or equivalent)

Pin No.	Symbol	Description	Note
1	VDD	Power Supply (typ.+12V)	1)
2	VDD		
3	VSS	GND (0V)	2)
4	VSS		
5	Rx0-	Pixel Data	3)
6	Rx0+		
7	VSS	GND (0V)	2)
8	Rx1-	Pixel Data	3)
9	Rx1+		
10	VSS	GND (0V)	2)
11	Rx2-	Pixel Data	3)
12	Rx2+		
13	VSS	GND (0V)	2)
14	CLK-	Pixel Clock	3)
15	CLK+		
16	VSS	GND (0V)	2)
17	Rx3-	Pixel Data	3)
18	Rx3+		
19	VSS	GND (0V)	2)
20	CTL	Low:A line trace ON, High:A line trace OFF	4)

Notes


Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet	3284STD - 2179 - 1	Page	8-1/5

BLOCK DIAGRAM OF	INTERFA	CE				
	LVDS Trans	smitter		LVDS Receiver		
Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	8-2/5


LVDS INTERFACE						
Z. Don (I LIM MCE						
Notes 1) DCVD(magen	rvad) mina am	the two and ittem	ahali ha !!]	III on III II		
Notes 1) RSVD(reser	vea) pins on	the transmitter	snall be "l	n' or "L".		
	.	•	r		1	,
Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	8-3/5


CORRESPONDE	NCE BET	rween in	PUT D	ATA AND DISPLAY IMA	AGE	
Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	8-4/5

RELATIONSHIP BETWEEN DISPLAY COLORS AND INPUT SIGNALS						
Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet	3284STD - 2179 - 1	Page	8-5/5



6.2 INTERFACE TIMIN	NG SPECII	FICATIONS				
Hitachi Displays, Ltd.	Date	Oct.31,2003	Sheet No.	3284STD - 2179 - 1	Page	9-2/3





6.3 TIMING BETWEEN INTERFACE SIGNALS AND POWER SUPPLY 12 V 10 V 10 V 1V VDD 0V TPR TCR A line trace OFF TDF TIN High CTL Low-TDR Valid VI TBCF TBCR TBCF TBCR TBR TBF ON BL OFF-

Sheet

No.

Page

3284STD - 2179 - 1

9-3/3

Oct.31,2003

Hitachi Displays, Ltd.

Date